PART |
Description |
Maker |
CY7C1911BV18 |
(CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture
|
Cypress Semiconductor
|
PD46365092BF1-E40-EQ1 PD46365182BF1-E33Y-EQ1 PD463 |
36M-BIT QDRTM II SRAM 2-WORD BURST OPERATION
|
Renesas Electronics Corporation
|
PD46365084BF1-E40-EQ1 PD46365364BF1-E40-EQ1 PD4636 |
36M-BIT QDRTM II SRAM 4-WORD BURST OPERATION
|
Renesas Electronics Corporation
|
K7S3236T4C K7S3218T4C |
1Mx36 & 2Mx18 QDRTM II b4 SRAM
|
Samsung semiconductor
|
HM66AEB18205 HM66AEB18205BP-33 HM66AEB18205BP-30 H |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM Separate I/O 2-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
HM66AEB18202 HM66AEB36102BP-40 HM66AEB18202BP-30 H |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM 2-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
HM66AEB18204BP-33 HM66AEB18204BP-40 HM66AEB18204BP |
Memory>Fast SRAM>QDR SRAM 36-Mbit DDR II SRAM 4-word Burst
|
Renesas Technology / Hitachi Semiconductor
|
CY7C1514KV18 CY7C1514KV18-300BZXC CY7C1512KV18-300 |
72-Mbit QDR II SRAM 2-Word Burst Architecture Two-word burst on all accesses 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 2M X 36 QDR SRAM, 0.45 ns, PBGA165 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 QDR SRAM, 0.45 ns, PBGA165
|
Cypress Semiconductor, Corp.
|
CY7C1568KV18-550BZXC |
72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
Cypress Semiconductor, Corp.
|
CAT64LC40ZJ CAT64LC40ZS CAT64LC40J-TE7 CAT64LC40J- |
72-Mbit QDR-II SRAM 2-Word Burst Architecture 72-Mbit QDR-II SRAM 4-Word Burst Architecture 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL Architecture SPI Serial EEPROM SPI串行EEPROM 72-Mbit QDR-II™ SRAM 2-Word Burst Architecture SPI串行EEPROM 72-Mbit QDR™-II SRAM 2-Word Burst Architecture
|
Analog Devices, Inc.
|
CY7C1168V18-400BZXC CY7C1168V18-375BZXC CY7C1168V1 |
1M X 18 DDR SRAM, 0.45 ns, PBGA165 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165 18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) 1M X 18 DDR SRAM, 0.45 ns, PBGA165 2M X 8 DDR SRAM, 0.45 ns, PBGA165
|
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
UPD44164082F5-E50-EQ1 UPD44164362F5-E50-EQ1 UPD441 |
18M-BIT DDRII SRAM 2-WORD BURST OPERATION 1800万位的SRAM 2条DDRII字爆发运 2M X 8 DDR SRAM, 0.45 ns, PBGA165
|
NEC, Corp.
|